SCHEDULE: NOV 16-22, 2013
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Quantifying the Dominance of Leakage Energy in Large-Scale System Caches
SESSION: Research Poster Reception
EVENT TYPE: Posters, Electronic Posters, and Education Posters
TIME: 5:15PM - 7:00PM
AUTHOR(S):Aditya M. Deshpande, Jeffrey T. Draper
ROOM:Mile High Pre-Function
ABSTRACT:
Energy consumption is becoming a critical metric in the design and use of large-scale high-performance systems. With large on-chip caches and advances in chip fabrication technologies, on-chip caches account for a large proportion of total leakage power losses. In this work, we quantify on-chip cache leakage-power losses across a wide set of parallel applications and compare the leakage and dynamic energy consumption for various levels of on-chip caches. Our scheme profiles an application to measure cache accesses in order to estimate the energy consumption for various levels of caches. Our study indicates that for various levels of cache, leakage-energy consumption significantly dominates dynamic-energy consumption, and this trend of leakage domination in on-chip caches is expected to increase with every new generation of semiconductor process. Our study indicates that the problem of leakage in on-chip caches cannot be neglected in attacking the energy barrier for building extreme-scale systems.
Chair/Author Details:
Aditya M. Deshpande - University of Southern California
Jeffrey T. Draper - University of Southern California
Click here to download .ics calendar file
