X10 at Petascale

Olivier Tardieu, Benjamin Herta, David Cunningham, David Grove, Prabhanjan Kambadur, Vijay A. Saraswat, Avraham Shinnar, Mikio Takeuchi, Mandana Vaziri

IBM Research

ABSTRACT

X10 is a high-performance, high-productivity programming language aimed at large-scale distributed and shared-memory parallel applications. It is based on the Asynchronous Partitioned Global Address Space (APGAS) programming model, supporting the same fine-grained concurrency mechanisms within and across nodes.

We demonstrate that X10 delivers solid performance at petascale by running (weak scaling) eight application kernels on an IBM Power 775 supercomputer utilizing up to 55,680 Power7 cores (1.7 Pflop/s). We sketch advances in distributed termination detection, distributed load balancing, and use of high-performance interconnects that enable X10 to scale out to thousands of nodes.

1. OVERVIEW

X10 is a high-performance, high-productivity programming language developed at IBM. It is a class-based, strongly typed, garbage-collected, object-oriented language [8, 7]. To support concurrency and distribution, X10 uses the Asynchronous Partitioned Global Address Space (APGAS) programming model [6]. This model introduces two key concepts – places and asynchronous tasks – and a few mechanisms for coordination. With these, APGAS can express both regular and irregular parallelism, message-passing-style and active-message-style computations, fork-join and bulk-synchronous parallelism. In contrast to hybrid models like MPI+OpenMP, the same constructs underpin both intra- and inter-place concurrency.

We present experimental results for eight kernels.1 We implement the four HPC Class 2 Challenge benchmarks: HPL, FFT, RandomAccess, and Stream Triad [3], as well as Smith-Waterman [10], Betweenness Centrality [1], K-Means [4], and Unbalanced Tree Search (UTS) [5]. We run them on a large Power 775 system with a theoretical peak performance of 1.7 Pflop/s. For the HPC Challenge benchmarks, X10 today achieves 41% to 87% of the system’s potential at scale as reported by IBM’s optimized runs entry to the HPC Class I Challenge in Nov. 2012 [2]. To the best of our knowledge, our UTS implementation is the first to scale linearly to petaflop systems for geometric trees. Our K-Means and Smith-Waterman codes also scale linearly. Although still statically load-balanced, our Betweenness Centrality code can process 245 Billion edges per second using 47,040 cores.

These results have been made possible with our solutions to the distributed termination detection problem at scale, the effective use of high-performance interconnects, and a refined distributed load balancing scheme for UTS.

2. OPTIMIZING FOR PETASCALE

The X10 programming model relies heavily on termination detection. Detection scopes can be nested, distributed, and collocated. The reference implementation has to handle arbitrary distributed task graphs and cope with arbitrary network latencies. It does not scale. We identify a series of common patterns of distributed termination detection and provide specialized scalable implementations for these, relying on a combination of static analysis, dynamic analysis, and user input (pragmas) to guide selection.

Supercomputers such as Power 775 are built upon high-performance interconnects and provide network acceleration mechanisms such as collectives and RDMA’s. We augment X10’s communication APIs to expose these primitives when available and emulate them when not (e.g., over ethernet).

The UTS benchmark measures the rate of traversal of a tree generated on the fly using a splittable random number generator. The tree is highly irregular and unpredictable. Dynamic distributed load balancing is therefore indispensable. We start from the state-of-the-art lifeline-based load balancer described in [9], which only scales well to hundreds of Power 775 nodes, and make it scale to thousands of nodes.

The reference algorithm cleverly combines random work-stealing with organized work-sharing to efficiently distribute work dynamically. We improve the work queue implementation by compactly representing intervals of sibling nodes. We reduce termination detection overheads by separating work-stealing and work-sharing termination scopes. We optimize routes by taming the random victim selection and exploiting indirect routes in termination detection.

1The X10 tool chain and the benchmark codes are publicly available at http://x10-lang.org.
Table 1: Performance at Scale versus Single-Host Performance and versus HPC Class 1 Optimized Runs.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>X10 performance with a single host</th>
<th>X10 performance at scale</th>
<th>Efficiency at Scale</th>
<th>Performance relative to Class 1 at scale</th>
</tr>
</thead>
<tbody>
<tr>
<td>Global HPL</td>
<td>20.62 Gflop/s/core</td>
<td>17.98 Gflop/s/core</td>
<td>1024</td>
<td>87%</td>
</tr>
<tr>
<td>Global RandomAccess</td>
<td>0.82 Gup/s/host</td>
<td>0.82 Gup/s/host</td>
<td>1024</td>
<td>100%</td>
</tr>
<tr>
<td>Global FFT</td>
<td>0.88 Gflop/s/core</td>
<td>0.88 Gflop/s/core</td>
<td>1024</td>
<td>100%</td>
</tr>
<tr>
<td>EP Stream (Triad)</td>
<td>7.23 GB/s/core</td>
<td>7.12 GB/s/core</td>
<td>1740</td>
<td>98%</td>
</tr>
<tr>
<td>UTS</td>
<td>10.900 M nodes/s/core</td>
<td>10.712 M nodes/s/core</td>
<td>1740</td>
<td>98%</td>
</tr>
<tr>
<td>K-Means</td>
<td>6.16s run time</td>
<td>6.27s run time</td>
<td>1470</td>
<td>98%</td>
</tr>
<tr>
<td>Smith-Waterman</td>
<td>12.68s run time</td>
<td>12.87s run time</td>
<td>1470</td>
<td>98%</td>
</tr>
<tr>
<td>Betweenness Centrality</td>
<td>11.59 M edges/s/core</td>
<td>5.21 M edges/s/core</td>
<td>1470</td>
<td>98%</td>
</tr>
</tbody>
</table>

Figure 1: Performance of the X10 Implementations of HPL, RandomAccess, and UTS.

3. BENCHMARKS

Each host of the Power 775 system has 32 Power7 cores and 982 Gflop/s of theoretical peak performance. We bind one single-threaded X10 place to each core. We run (weak scaling) every benchmarks with at least 1024 hosts. We rely on ESSL, FFTW, and SHA1 libraries for sequential kernels.

The HPC Challenge benchmarks provide an opportunity to compare programming models for concurrency and distribution [3]. In 2012, IBM entered both the Class 1 – best performance – and Class 2 – most productivity – competitions for this Power 775 system. The Class 1 entry used low-level implementations intended to achieve the highest possible performance [2]. For the Class 2 entry, we demonstrated X10 implementations of the benchmarks [11].

In the last column of Table 1, we compare the per-host performance of the two implementations at scale. In short, X10 delivers between 41% and 87% of the Class 1 codes hand-and auto-tuned by IBM’s best experts. Our FFT code is primarily handicapped by untuned sequential code. Our RandomAccess code performs just as well as the UPC code. Both are limited by the network stack, which is the Class 1 code bypasses. The sharp performance drop for mid-size runs is characteristic of the Power 775 network topology.

In the efficiency at scale column, we compare the per-host performance at scale to the single-host performance (both X10). Six benchmarks, including UTS, scale perfectly with 98% efficiency and above. Global HPL is at 87%. Betweenness Centrality efficiency is lower at 45% in part because we do not use dynamic distributed load balancing for it yet.

Acknowledgments

This material is based upon work supported by the Defense Advanced Research Projects Agency under its Agreement No. HR0011-07-9-0002.

4. REFERENCES


